

(1012311) : 1012311 : IT_Data Analysis with Excel

(2323111) : 2323111 : Mathematics-III

(2323112) : 2323112 : Electronic Devices

(2323113) : 2323113 : Digital System Design

(2323114) : 2323114 : Electrical Networks Analysis & Synthesis

(2323115) : 2323115 : Electronic Devices Lab

(2323116) : 2323116 : Digital System Design Lab

(2323117) : 2323117 : Electrical Networks Analysis & Synthesis Lab

(2403611) : 2403611 : Mini Project (group project)

(2993511) : 2993511 : Entrepreneurship Development

(2993512) : 2993512 : Environmental Science

Course Code	Course Title	Course Credits	I1 (INTERNAL EXAMINATION)		E1 (EXTERNAL EXAMINATION)		T1 (TERM WORK)		O1 (ORAL)		TOTALF (TOTAL MARKS)	
			Min Marks	Max Marks	Min Marks	Max Marks	Min Marks	Max Marks	Min Marks	Max Marks	Min Marks	Max Marks
1012311	IT_Data Analysis with Excel	2.00	8.00	20.00	12.00	30.00	20.00	50.00
2323111	Mathematics-III	3.00	16.00	40.00	24.00	60.00	10.00	25.00	50.00	125.00
2323112	Electronic Devices	3.00	16.00	40.00	24.00	60.00	40.00	100.00
2323113	Digital System Design	3.00	16.00	40.00	24.00	60.00	40.00	100.00
2323114	Electrical Networks Analysis & Synthesis	2.00	16.00	40.00	24.00	60.00	40.00	100.00
2323115	Electronic Devices Lab	1.00	10.00	25.00	10.00	25.00	20.00	50.00
2323116	Digital System Design Lab	1.00	10.00	25.00	10.00	25.00	20.00	50.00
2323117	Electrical Networks Analysis & Synthesis Lab	1.00	10.00	25.00	10.00	25.00	20.00	50.00
2403611	Mini Project (group project)	2.00	10.00	25.00	10.00	25.00	20.00	50.00
2993511	Entrepreneurship Development	2.00	20.00	50.00	20.00	50.00
2993512	Environmental Science	2.00	20.00	50.00	20.00	50.00

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	TOTAL (775) ãC	RESUL T ãCG	REMA RK ãCG																	
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) ãC	RESUL T ãCG	REMA RK ãCG												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)															
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	ORAL (25/10)	ORAL (25/10)	ORAL (25/10)	ORAL (25/10)																	
TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C												
132310001	AARYA AMIT JOSHI		Regular	MALE	(MU0341120252004712)	MU-0466: Vidyavardhinis College of Engineering and Technology																			
T1	11	P				13	P	19	P	16	P	22	P	37	P	38	P								
O1						14	P	21	P	20	P	22	P												
E1	20	P	18 *6	P	24	P	32	P	27	P															
I1	13	P	20	P	17	P	26	P	18	P															
TOT	33	7 B+ 2 14.0	55	4 D 3 12.0	41	4 D 3 12.0	58	6 B 3 18.0	45	4 D 2 8.0	27	5 C 1 5.0	40	9 A+ 1 9.0	36	8 A 1 8.0	44	9 A+ 2 18.0	37	8 A 2 16.0	38	8 A 2 16.0	22	136.0	6.181 82

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; ãC: SUM OF C; ãCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= ãCG / ãC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) ãC	RESUL T ãCG	REMA RK ãCG											
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) ãC	RESUL T ãCG	REMA RK ãCG												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)											
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)											
TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C											
132310004	ANUSH ZINGADE	Regular	MALE	(MU0341120252004883)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	21	P			13	P	18	P	17	P	21	P	34	P	34	P									
O1					14	P	20	P	15	P	21	P													
E1	20	P	15	0 F 0.0	29	P	37	P	8	0 F 0.0															
I1	13	P	28	P	16	P	23	P	24	P															
TOT	33	7 B+ 2 14.0	64	0 F 3 0.0	45	4 D 3 12.0	60	7 B+ 3 21.0	32	0 F 2 0.0	27	5 C 1 5.0	38	8 A 1 8.0	32	7 B+ 1 7.0	42	9 A+ 2 18.0	34	7 B+ 2 14.0	34	7 B+ 2 14.0	22	113.0	0.00000

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) ãC	RESUL T ãCG	REMA RK ãCG											
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) ãC	RESUL T ãCG	REMA RK ãCG												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)											
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)											
TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C											
132310005	ANWAY AMARDEEP GAJBHIYE	Regular	MALE	(MU0341120252006601)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	11	P			10	P	10	P	10	P	13	P	28	P	31	P									
O1					11	P	6	0 F 0.0	11	P	13	P													
E1	6	0 F 0.0	17	0 F 0.0	18	0 F 0.0	20	0 F 0.0	4	0 F 0.0															
I1	8	P	8	0 F 0.0	3	0 F 0.0	3	0 F 0.0	5	0 F 0.0															
TOT	14	0 F 2 0.0	36	0 F 3 0.0	21	0 F 3 0.0	23	0 F 3 0.0	9	0 F 2 0.0	21	4 D 1 4.0	16	0 F 1 0.0	21	4 D 1 4.0	26	5 C 2 10.0	28	6 B 2 12.0	31	7 B+ 2 14.0	22	44.0	0.00000

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; ãC: SUM OF C; ãCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= ãCG / ãC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE											TOTAL (775) äC	RESULT	REMARK																																								
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)											äC	äCG	äCG																																			
TERM WORK (25/10)						TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																															
External (30/12)						External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																	
Internal(20/8)						Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																	
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310006	ARZAN				Regular	MALE	(MU0341120252006204)				MU-0466: Vidyavardhinis College of Engineering and Technology																																															
T1	16				P					13	P	15	P	13	P	13	P	31	P	34	P																																					
O1										15	P	15	P	14	P	14	P																																									
E1	15	P	28	P	25	P	33	P	24	P																	MARKS																															
I1	10	P	20	P	16	P	25	P	24	P																	(413)		PASS																													
TOT	25	5	C	2	10.0	64	5	C	3	15.0	41	4	D	3	12.0	58	6	B	3	18.0	48	4	D	2	8.0	28	6	B	1	6.0	30	7	B+	1	7.0	27	5	C	1	5.0	27	5	C	2	10.0	31	7	B+	2	14.0	34	7	B+	2	14.0	22	119.0	5.40909
SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE											TOTAL (775) äC	RESULT	REMARK																																								
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)											äC	äCG	äCG																																			
TERM WORK (25/10)						TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																															
External (30/12)						External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																	
Internal(20/8)						Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																	
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310007	ATTARDE PUSHKAR NITIN				Regular	MALE	(MU0341120240210497)				MU-0466: Vidyavardhinis College of Engineering and Technology																																															
T1	18				P					16	P	19	P	17	P	15	P	35	P	35	P																																					
O1										15	P	17	P	20	P	16	P																																									
E1	21	P	47	P	24	P	38	P	33	P																	MARKS																															
I1	14	P	35	P	16	P	27	P	30	P																	(508)		PASS																													
TOT	35	8	A	2	16.0	100	9	A+	3	27.0	40	4	D	3	12.0	65	7	B+	3	21.0	63	7	B+	2	14.0	31	7	B+	1	7.0	36	8	A	1	8.0	37	8	A	1	8.0	31	7	B+	2	14.0	35	8	A	2	16.0	35	8	A	2	16.0	22	159.0	7.22727

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																													
	External (30/12)													External (60/24)																																												
	Internal(20/8)													Internal(40/16)																																												
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C														
132310010	BILLA MADHURI MANOHAR										Regular	FEMALE	(MU0341120240210490)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					15				P																																																	
O1																																																										
E1	24			P	29				P	35				P	32				P	38				P	19			P	20				P	20				P	19				P	37				P	37				P					
I1	16			P	23				P	25				P	33				P	26				P	19			P	17				P	20				P	19				P	37				P	37				P					
TOT	40	9	A+	2	18.0	67	5	C	3	15.0	60	7	B+	3	21.0	65	7	B+	3	21.0	64	7	B+	2	14.0	38	8	A	1	8.0	37	8	A	1	8.0	40	9	A+	1	9.0	38	8	A	2	16.0	37	8	A	2	16.0	37	8	A	2	16.0	22	162.0	7.36364

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																													
	External (30/12)													External (60/24)																																												
	Internal(20/8)													Internal(40/16)																																												
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C									
132310011	CHAVAN ANURAJ YUVRAJ										Regular	MALE	(MU0341120240210509)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					16				P																																																	
O1																																																										
E1	21			P	39				P	31				P	41				P	32				P	17			P	18				P	17				P	19				P	34				P	35				P					
I1	14			P	18				P	18				P	30				P	25				P	16			P	19				P	18				P	19				P	34				P	35				P					
TOT	35	8	A	2	16.0	73	6	B	3	18.0	49	4	D	3	12.0	71	8	A	3	24.0	57	6	B	2	12.0	33	7	B+	1	7.0	37	8	A	1	8.0	35	8	A	1	8.0	38	8	A	2	16.0	34	7	B+	2	14.0	35	8	A	2	16.0	22	151.0	6.86364

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																													
	External (30/12)													External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																														
	Internal(20/8)													Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																														
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310012	CHIRAYU PADYAL										Regular	MALE	(MU0341120252006480)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					18				P						13				P	18				P	17				P	20				P	34				P	34																		
O1															16				P	19				P	17				P	21				P																								
E1	21					27			P	49				P	32				P	26				P																																		
I1	14					20			P	16				P	29				P	23				P																																		
TOT	35	8	A	2	16.0	65	5	C	3	15.0	65	7	B+	3	21.0	61	7	B+	3	21.0	49	4	D	2	8.0	29	6	B	1	6.0	37	8	A	1	8.0	34	7	B+	1	7.0	41	9	A+	2	18.0	34	7	B+	2	14.0	34	7	B+	2	14.0	22	148.0	6.72727
SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																													
	External (30/12)													External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																														
	Internal(20/8)													Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																														
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C														
132310013	CHOUHARY NIDHI JITENDRA										Regular	FEMALE	(MU0341120240210512)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					19				P						19				P	20				P	21				P	21				P	38				P	38																		
O1															19				P	17				P	20				P	21				P																								
E1	26					46			P	34				P	46				P	50				P																																		
I1	17					32			P	25				P	30				P	33				P																																		
TOT	43	9	A+	2	18.0	97	8	A	3	24.0	59	6	B	3	18.0	76	8	A	3	24.0	83	9	A+	2	18.0	38	8	A	1	8.0	37	8	A	1	8.0	41	9	A+	1	9.0	42	9	A+	2	18.0	38	8	A	2	16.0	38	8	A	2	16.0	22	177.0	8.04545

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	äCG	äCG												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)											
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)											
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310016	DHAMANKAR YASHVI UMESH	Regular	FEMALE	(MU0341120240210527)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	11	P			16	P	19	P	17	P	17	P	30	P	31	P									
O1					15	P	17	P	15	P	17	P													
E1	21	P	9	0 F 0.0	12	0 F 0.0	10	0 F 0.0	26	P															
I1	14	P	16	P	16	P	22	P	16	P															
TOT	35	8 A 2 16.0	36	0 F 3 0.0	28	0 F 3 0.0	32	0 F 3 0.0	42	4 D 2 8.0	31	7 B+ 1 7.0	36	8 A 1 8.0	32	7 B+ 1 7.0	34	7 B+ 2 14.0	30	7 B+ 2 14.0	31	7 B+ 2 14.0	22	88.0	0.00000
SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	äCG	äCG												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)											
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)											
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310017	DHANSHREE CHAVAN	Regular	FEMALE	(MU0341120252006710)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	15	P			15	P	19	P	17	P	18	P	33	P	36	P									
O1					14	P	15	P	17	P	17	P													
E1	21	P	18 *6	P	32	P	36	P	36	P															
I1	14	P	34	P	16	P	34	P	26	P															
TOT	35	8 A 2 16.0	73	6 B 3 18.0	48	4 D 3 12.0	70	8 A 3 24.0	62	7 B+ 2 14.0	29	6 B 1 6.0	34	7 B+ 1 7.0	34	7 B+ 1 7.0	35	8 A 2 16.0	33	7 B+ 2 14.0	36	8 A 2 16.0	22	150.0	6.81818

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK																																												
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG																																												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																						
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																						
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C																																											
132310018	DHIWAR SIDDHESH RAJENDRA	Regular	MALE	(MU0341120240210529)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																					
T1	10	P				12	P	18	P	15	P	15	P	28	P	32	P																																									
O1						14	P	8	0	F	0.0	15	P	15	P																																											
E1	20	P	7	0	F	0.0	25	P	36	P	12	0	F	0.0																																												
I1	13	P	10	0	F	0.0	16	P	22	P	10	0	F	0.0																																												
TOT	33	7	B+	2	14.0	27	0	F	3	0.0	41	4	D	3	12.0	58	6	B	3	18.0	22	0	F	2	0.0	26	5	C	1	5.0	26	0	F	1	0.0	30	7	B+	1	7.0	30	7	B+	2	14.0	28	6	B	2	12.0	32	7	B+	2	14.0	22	96.0	0.00000
SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK																																												
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG																																												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																						
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																						
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C																																											
132310019	EGADE TEJAS SANTOSH	Regular	MALE	(MU0341120252004725)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																					
T1	20	P				18	P	19	P	19	P	22	P	34	P	34	P																																									
O1						19	P	19	P	17	P	22	P																																													
E1	23	P	24	P	29	P	37	P	28	P																																																
I1	15	P	23	P	18	P	34	P	27	P																																																
TOT	38	8	A	2	16.0	67	5	C	3	15.0	47	4	D	3	12.0	71	8	A	3	24.0	55	6	B	2	12.0	37	8	A	1	8.0	38	8	A	1	8.0	36	8	A	1	8.0	44	9	A+	2	18.0	34	7	B+	2	14.0	34	7	B+	2	14.0	22	149.0	6.77273

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) āC	RESULT	REMARK											
1012311 : IT Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		āCG	āCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310020	GAIDHANI PARITOSH CHARUDATT	Regular	MALE	(MU0341120240210508)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	16	P				16	P	22	P	21	P	17	P	40	P	38	P								
O1						19	P	21	P	19	P	17	P												
E1	26	P	24	P	25	P	37	P	28	P															
I1	17	P	29	P	17	P	35	P	22	P															
TOT	43	9 A+ 2 18.0	69	6 B 3 18.0	42	4 D 3 12.0	72	8 A 3 24.0	50	5 C 2 10.0	35	8 A 1 8.0	43	9 A+ 1 9.0	40	9 A+ 1 9.0	34	7 B+ 2 14.0	40	9 A+ 2 18.0	38	8 A 2 16.0	22	156.0	7.09091

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) āC	RESULT	REMARK											
1012311 : IT Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		āCG	āCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310021	GAJBE KUNAL PRAVIN	Regular	MALE	(MU0341120240210503)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	23	P				18	P	22	P	21	P	17	P	39	P	37	P								
O1						19	P	18	P	19	P	17	P												
E1	26	P	31	P	40	P	39	P	41	P															
I1	17	P	40	P	21	P	36	P	37	P															
TOT	43	9 A+ 2 18.0	94	8 A 3 24.0	61	7 B+ 3 21.0	75	8 A 3 24.0	78	8 A 2 16.0	37	8 A 1 8.0	40	9 A+ 1 9.0	40	9 A+ 1 9.0	34	7 B+ 2 14.0	39	8 A 2 16.0	37	8 A 2 16.0	22	175.0	7.95455

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; āC: SUM OF C; āCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= āCG / āC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																														
External (30/12)	External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)																																												
Internal(20/8)	Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																												
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C									
132310022	HARMALE VEDANT SANDEEP										Regular	MALE	(MU0341120240210496)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1	23		P												18	P				20	P				18	P				17	P				37	P				38	P																	
O1															19	P				20	P				17	P				17	P																											
E1	22		P		26		P		30		P		34		P		25		P																																							
I1	15		P		30		P		25		P		29		P		24		P																																							
TOT	37	8	A	2	16.0	79	7	B+	3	21.0	55	6	B	3	18.0	63	7	B+	3	21.0	49	4	D	2	8.0	37	8	A	1	8.0	40	9	A+	1	9.0	35	8	A	1	8.0	34	7	B+	2	14.0	37	8	A	2	16.0	38	8	A	2	16.0	22	155.0	7.04545

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																														
External (30/12)	External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)																																												
Internal(20/8)	Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																												
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C									
132310023	JADHAV AAYUSH JAYKUMAR										Regular	MALE	(MU0341120240226673)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1	15		P												18	P				17	P				18	P				20	P				38	P				36	P																	
O1															18	P				16	P				18	P				20	P																											
E1	22		P		25		P		24		P		37		P		33		P																																							
I1	15		P		22		P		16		P		22		P		20		P																																							
TOT	37	8	A	2	16.0	62	4	D	3	12.0	40	4	D	3	12.0	59	6	B	3	18.0	53	5	C	2	10.0	36	8	A	1	8.0	33	7	B+	1	7.0	36	8	A	1	8.0	40	9	A+	2	18.0	38	8	A	2	16.0	36	8	A	2	16.0	22	141.0	6.40909

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)		2323112 : Electronic Devices (THEORY)		2323113 : Digital System Design (THEORY)		2323114 : Electrical Networks Analysis & Synthesis (THEORY)		2323115 : Electronic Devices Lab (TERM WORK AND ORAL)		2323116 : Digital System Design Lab (TERM WORK AND ORAL)		2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)		2403611 : Mini Project (group project) (TERM WORK AND ORAL)		2993511 : Entrepreneurship Development (TERM WORK)		2993512 : Environmental Science (TERM WORK)		äC	äCG	äCG																																			
	TERM WORK (25/10)													TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																		
	External (30/12)		External (60/24)		External (60/24)		External (60/24)		External (60/24)					TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																		
	Internal(20/8)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)					ORAL (25/10)		ORAL (25/10)		ORAL (25/10)		ORAL (25/10)		ORAL (25/10)		ORAL (25/10)																																		
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																													
132310026	KHASGIWALA PARAM PAWAN										Regular	MALE	(MU0341120240210489)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					23										18																																											
O1															19																																											
E1	28				42					36					50																																											
I1	19				37					18					38																																											
TOT	47	10	O	2	20.0	102	9	A+	3	27.0	54	5	C	3	15.0	88	9	A+	3	27.0	83	9	A+	2	18.0	37	8	A	1	8.0	42	9	A+	1	9.0	41	9	A+	1	9.0	42	9	A+	2	18.0	38	8	A	2	16.0	38	8	A	2	16.0	22	183.0	8.31818
SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)		2323112 : Electronic Devices (THEORY)		2323113 : Digital System Design (THEORY)		2323114 : Electrical Networks Analysis & Synthesis (THEORY)		2323115 : Electronic Devices Lab (TERM WORK AND ORAL)		2323116 : Digital System Design Lab (TERM WORK AND ORAL)		2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)		2403611 : Mini Project (group project) (TERM WORK AND ORAL)		2993511 : Entrepreneurship Development (TERM WORK)		2993512 : Environmental Science (TERM WORK)		äC	äCG	äCG																																			
	TERM WORK (25/10)													TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																		
	External (30/12)		External (60/24)		External (60/24)		External (60/24)		External (60/24)					TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																		
	Internal(20/8)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)					ORAL (25/10)		ORAL (25/10)		ORAL (25/10)		ORAL (25/10)		ORAL (25/10)		ORAL (25/10)																																		
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																													
132310027	KHATRI ABDUL MATEEN SAJID										Regular	MALE	(MU0341120252004632)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					11										12																																											
O1															11																																											
E1	17				13	0	F	0.0	24			7	0	F	0.0	13	0	F	0.0																																							
I1	11				7	0	F	0.0	4	0	F	0.0	11	0	F	0.0	6	0	F	0.0																																						
TOT	28	6	B	2	12.0	31	0	F	3	0.0	28	0	F	3	0.0	18	0	F	3	0.0	19	0	F	2	0.0	23	4	D	1	4.0	22	4	D	1	4.0	27	5	C	1	5.0	27	5	C	2	10.0	30	7	B+	2	14.0	33	7	B+	2	14.0	22	63.0	0.00000

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) âC	RESULT	REMARK																																								
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) âC	RESULT	REMARK																																													
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																																							
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																							
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310032	MAHATO ANTISH SUNIL	Regular	MALE	(MU0341120240210492)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																					
T1	11	P			16	P	16	P	15	P	19	P	31	P	31	P																																										
O1					12	P	15	P	15	P	19	P																																														
E1	18	P			24	P	24	P	8	F	0.0	24	P																																													
I1	12	P			6	F	0.0	6	F	0.0	17	P																																														
TOT	30	7	B+	2	14.0	41	0	F	3	0.0	30	0	F	3	0.0	25	0	F	3	0.0	40	4	D	2	8.0	28	6	B	1	6.0	31	7	B+	1	7.0	30	7	B+	1	7.0	38	8	A	2	16.0	31	7	B+	2	14.0	31	7	B+	2	14.0	22	86.0	0.00000

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) âC	RESULT	REMARK																																								
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) âC	RESULT	REMARK																																													
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																																							
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																							
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C														
132310033	MAKWANA JAYESH NITINBHAI	Regular	MALE	(MU0341120240210491)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																					
T1	18	P			20	P	22	P	22	P	10	P	32	P	30	P																																										
O1					19	P	22	P	22	P	12	P																																														
E1	27	P			30	P	31	P	37	P	40	P																																														
I1	18	P			36	P	16	P	34	P	30	P																																														
TOT	45	10	O	2	20.0	84	7	B+	3	21.0	47	4	D	3	12.0	71	8	A	3	24.0	70	8	A	2	16.0	39	8	A	1	8.0	44	9	A+	1	9.0	44	9	A+	1	9.0	22	4	D	2	8.0	32	7	B+	2	14.0	30	7	B+	2	14.0	22	155.0	7.04545

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; âC: SUM OF C; âCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= âCG / âC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																													
	External (30/12)													External (60/24)																																												
	Internal(20/8)													Internal(40/16)																																												
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C									
132310036	MISHRA NITISH BECHAN										Regular	MALE	(MU0341120240210532)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					19																																																					
O1																																																										
E1	27			P	32				P	49				P	45				P	40				P	19				P	22				P	22				P	10				P	36				P	36				P				
I1	18			P	33				P	27				P	36				P	36				P	20				P	21				P	23				P	15				P	36				P	36				P				
TOT	45	10	O	2	20.0	84	7	B+	3	21.0	76	8	A	3	24.0	81	9	A+	3	27.0	76	8	A	2	16.0	39	8	A	1	8.0	43	9	A+	1	9.0	45	10	O	1	10.0	25	5	C	2	10.0	36	8	A	2	16.0	36	8	A	2	16.0	22	177.0	8.04545

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																													
	External (30/12)													External (60/24)																																												
	Internal(20/8)													Internal(40/16)																																												
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C				
132310037	MISHRA SAKSHI JAYPRAKASH										Regular	FEMALE	(MU0341120240210521)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1					20																																																					
O1																																																										
E1	27			P	41				P	39				P	41				P	51				P	16				P	22				P	22				P	10				P	38				P	39				P				
I1	18			P	37				P	24				P	40				P	32				P	17				P	23				P	23				P	15				P	36				P	36				P				
TOT	45	10	O	2	20.0	98	8	A	3	24.0	63	7	B+	3	21.0	81	9	A+	3	27.0	83	9	A+	2	18.0	33	7	B+	1	7.0	45	10	O	1	10.0	45	10	O	1	10.0	25	5	C	2	10.0	38	8	A	2	16.0	39	8	A	2	16.0	22	179.0	8.13636

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																														
	External (30/12)													External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)																															
	Internal(20/8)													Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																															
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310038	NADAR SHRINI RAJADURAI										Regular	FEMALE	(MU0341120240210515)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1	20										P			23										P	23	P	23	P	23	P	39	P	39	P																								
O1														23										P	24	P	23	P	22	P																												
E1	28	P		47	P		44	P		47	P		47	P		47	P		47	P																																						
I1	19	P		36	P		32	P		37	P		37	P		37	P		37	P																																						
TOT	47	10	O	2	20.0	103	9	A+	3	27.0	76	8	A	3	24.0	84	9	A+	3	27.0	84	9	A+	2	18.0	46	10	O	1	10.0	47	10	O	1	10.0	46	10	O	1	10.0	45	10	O	2	20.0	39	8	A	2	16.0	39	8	A	2	16.0	22	198.0	9.00000

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																											
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																														
	External (30/12)													External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)																															
	Internal(20/8)													Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																															
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C														
132310039	NAGARKAR AYUSH RAJESH										Regular	MALE	(MU0341120240210493)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1	20										P			18										P	22	P	17	P	18	P	36	P	36	P																								
O1														15										P	21	P	19	P	19	P																												
E1	21	P		36	P		29	P		46	P		40	P		40	P		40	P																																						
I1	14	P		32	P		21	P		35	P		33	P		33	P		33	P																																						
TOT	35	8	A	2	16.0	88	8	A	3	24.0	50	5	C	3	15.0	81	9	A+	3	27.0	73	8	A	2	16.0	33	7	B+	1	7.0	43	9	A+	1	9.0	36	8	A	1	8.0	37	8	A	2	16.0	36	8	A	2	16.0	36	8	A	2	16.0	22	170.0	7.72727

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	TOTAL (775) äC	RESULT	REMARK																	
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK												
	TERM WORK (25/10)				TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)															
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C												
132310040	NITYA YADAV			Regular	FEMALE	(MU0341120252005580)		MU-0466: Vidyavardhinis College of Engineering and Technology																	
T1	21	P						15	P	19	P	16	P	19	P	32	P	35	P						
O1								14	P	20	P	18	P	19	P										
E1	20	P	28	P	27	P	33	P	25	P															
I1	13	P	34	P	16	P	30	P	27	P															
TOT	33	7 B+ 2 14.0	83	7 B+ 3 21.0	43	4 D 3 12.0	63	7 B+ 3 21.0	52	5 C 2 10.0	29	6 B 1 6.0	39	8 A 1 8.0	34	7 B+ 1 7.0	38	8 A 2 16.0	32	7 B+ 2 14.0	35	8 A 2 16.0	22	145.0	6.59091

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	TOTAL (775) äC	RESULT	REMARK																	
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK												
	TERM WORK (25/10)				TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)															
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C												
132310041	PANDEY JIGYASHU ANUJ			Regular	MALE	(MU0341120240210500)		MU-0466: Vidyavardhinis College of Engineering and Technology																	
T1	20	P						21	P	23	P	23	P	22	P	32	P	34	P						
O1								20	P	23	P	23	P	22	P										
E1	28	P	31	P	24	P	48	P	36	P															
I1	19	P	38	P	28	P	39	P	34	P															
TOT	47	10 O 2 20.0	89	8 A 3 24.0	52	5 C 3 15.0	87	9 A+ 3 27.0	70	8 A 2 16.0	41	9 A+ 1 9.0	46	10 O 1 10.0	46	10 O 1 10.0	44	9 A+ 2 18.0	32	7 B+ 2 14.0	34	7 B+ 2 14.0	22	163.0	8.15000

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310044	PATIL HARSHAD MAHESH	Regular	MALE	(MU0341120240210506)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	19	P			21	P	23	P	22	P	23	P	30	P	39	P									
O1					21	P	22	P	23	P	23	P													
E1	27	P	41	P	29	P	44	P	39	P															
I1	18	P	38	P	23	P	40	P	32	P															
TOT	45	10 O 2 20.0	98	8 A 3 24.0	52	5 C 3 15.0	84	9 A+ 3 27.0	71	8 A 2 16.0	42	9 A+ 1 9.0	45	10 O 1 10.0	45	10 O 1 10.0	46	10 O 2 20.0	30	7 B+ 2 14.0	39	8 A 2 16.0	22	181.0	8.22727

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310045	PATIL MANASVI SAMADHAN	Regular	FEMALE	(MU0341120240210516)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	20	P			20	P	22	P	22	P	18	P	38	P	39	P									
O1					19	P	18	P	20	P	19	P													
E1	27	P	24	P	37	P	42	P	34	P															
I1	18	P	29	P	30	P	39	P	24	P															
TOT	45	10 O 2 20.0	73	6 B 3 18.0	67	7 B+ 3 21.0	81	9 A+ 3 27.0	58	6 B 2 12.0	39	8 A 1 8.0	40	9 A+ 1 9.0	42	9 A+ 1 9.0	37	8 A 2 16.0	38	8 A 2 16.0	39	8 A 2 16.0	22	172.0	7.81818

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK												
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																						
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																						
TOT	GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C														
132310046	PHATAK RIDDHI MANOJ	Regular	FEMALE	(MU0341120240210517)	MU-0466: Vidyavardhinis College of Engineering and Technology																					
T1	18	P			21	P	23	P	21	P	20	P	38	P	38	P										
O1					19	P	20	P	21	P	21	P														
E1	26	P	45	P	41	P	47	P	36	P																
I1	17	P	34	P	28	P	38	P	37	P																
TOT	43	9 A+ 2 18.0	97	8 A 3 24.0	69	7 B+ 3 21.0	85	9 A+ 3 27.0	73	8 A 2 16.0	40	9 A+ 1 9.0	43	9 A+ 1 9.0	42	9 A+ 1 9.0	41	9 A+ 2 18.0	38	8 A 2 16.0	38	8 A 2 16.0	22		183.0	8.31818

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK												
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG												
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																						
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																						
TOT	GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C														
132310047	POOJA TAMBE	Regular	FEMALE	(MU0341120252005590)	MU-0466: Vidyavardhinis College of Engineering and Technology																					
T1	20	P			17	P	19	P	18	P	20	P	30	P	34	P										
O1					16	P	15	P	19	P	20	P														
E1	22	P	29	P	24	P	33	P	24	P																
I1	15	P	24	P	16	P	31	P	22	P																
TOT	37	8 A 2 16.0	73	6 B 3 18.0	40	4 D 3 12.0	64	7 B+ 3 21.0	46	4 D 2 8.0	33	7 B+ 1 7.0	34	7 B+ 1 7.0	37	8 A 1 8.0	40	9 A+ 2 18.0	30	7 B+ 2 14.0	34	7 B+ 2 14.0	22		143.0	6.50000

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																					
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																																
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																			
	External (30/12)													External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)																																				
	Internal(20/8)													Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																				
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																								
132310048	PRAJAPATI HITESH TIRTHRAJ										Regular	MALE	(MU0341120240210494)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																	
T1					14				P						21				P						23				P																																		
O1															15				P						23				P																																		
E1	24			P	28				P	30				P	34				P	38				P																																							
I1	16			P	26				P	17				P	40				P	27				P																																							
TOT	40	9	A+	2	18.0	68	5	C	3	15.0	47	4	D	3	12.0	74	8	A	3	24.0	65	7	B+	2	14.0	36	8	A	1	8.0	43	9	A+	1	9.0	42	9	A+	1	9.0	46	10	O	2	20.0	40	9	A+	2	18.0	40	9	A+	2	18.0	40	9	A+	2	18.0	22	165.0	7.50000
SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESULT	REMARK																																					
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)										2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)										2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																																
	TERM WORK (25/10)													TERM WORK (25/10)										TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																			
	External (30/12)													External (60/24)										External (60/24)	External (60/24)	External (60/24)	External (60/24)																																				
	Internal(20/8)													Internal(40/16)										Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																				
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310049	PREM DAYANAND KADAM										Regular	MALE	(MU0341120252004732)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																	
T1					18				P						17				P	18				P			21				P																																
O1															14				P	15				P			21				P																																
E1	22			P	28				P	32				P	34				P	30				P																																							
I1	15			P	32				P	24				P	28				P	29				P																																							
TOT	37	8	A	2	16.0	78	7	B+	3	21.0	56	6	B	3	18.0	62	7	B+	3	21.0	59	6	B	2	12.0	31	7	B+	1	7.0	33	7	B+	1	7.0	38	8	A	1	8.0	42	9	A+	2	18.0	35	8	A	2	16.0	35	8	A	2	16.0	22	160.0	7.27273					

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	TOTAL (775) äC	RESULT	REMARK																	
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK												
	TERM WORK (25/10)				TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)															
	External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																				
	Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																				
TOT	GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C												
132310050	RAUT SHARVI ANIL	Regular	FEMALE	(MU0341120240210524)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	17	P			21	P	22	P	19	P	20	P	31	P	31	P									
O1					16	P	21	P	20	P	20	P													
E1	27	P	25	P	29	P	33	P	25	P															
I1	18	P	21	P	16	P	37	P	20	P															
TOT	45	10 O 2 20.0	63	5 C 3 15.0	45	4 D 3 12.0	70	8 A 3 24.0	45	4 D 2 8.0	37	8 A 1 8.0	43	9 A+ 1 9.0	39	8 A 1 8.0	40	9 A+ 2 18.0	31	7 B+ 2 14.0	31	7 B+ 2 14.0	22	150.0	6.81818
SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	TOTAL (775) äC	RESULT	REMARK																	
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK												
	TERM WORK (25/10)				TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)															
	External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																				
	Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																				
TOT	GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C												
132310051	RAUT TANMAY SANDESH	Regular	MALE	(MU0341120240210513)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	19	P			22	P	23	P	22	P	21	P	36	P	38	P									
O1					19	P	20	P	23	P	21	P													
E1	27	P	42	P	37	P	51	P	35	P															
I1	18	P	35	P	26	P	40	P	31	P															
TOT	45	10 O 2 20.0	96	8 A 3 24.0	63	7 B+ 3 21.0	91	10 O 3 30.0	66	7 B+ 2 14.0	41	9 A+ 1 9.0	43	9 A+ 1 9.0	45	10 O 1 10.0	42	9 A+ 2 18.0	36	8 A 2 16.0	38	8 A 2 16.0	22	187.0	8.50000

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310056	SHELKE MAYUR PANDHARINATH	Regular	MALE	(MU0341120240210525)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	12	P				18	P	18	P	14	P	13	P	30	P	37	P								
O1						13	P	15	P	16	P	13	P												
E1	17	P	34	P	24	P	24	P	25	P															
I1	11	P	11	0 F	0.0 4	0 F	0.0 20	P	20	P															
TOT	28	6 B 2	12.0 57	0 F 3	0.0 28	0 F 3	0.0 44	4 D 3	12.0 45	4 D 2	8.0 31	7 B+ 1	7.0 33	7 B+ 1	7.0 30	7 B+ 1	7.0 26	5 C 2	10.0 30	7 B+ 2	14.0 37	8 A 2	16.0 22	93.0	0.00000

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C	TOT	GP G C G*C										
132310057	SHETTY KEERTHI LOKESH	Regular	FEMALE	(MU0341120240210519)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	20	P				21	P	23	P	22	P	18	P	38	P	38	P								
O1						22	P	23	P	21	P	19	P												
E1	28	P	33	P	50	P	46	P	42	P															
I1	19	P	40	P	33	P	40	P	29	P															
TOT	47	10 O 2	20.0 93	8 A 3	24.0 83	9 A+ 3	27.0 86	9 A+ 3	27.0 71	8 A 2	16.0 43	9 A+ 1	9.0 46	10 O 1	10.0 43	9 A+ 1	9.0 37	8 A 2	16.0 38	8 A 2	16.0 38	8 A 2	16.0 22	190.0	8.63636

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME					STATUS	GENDER	ERN	COLLEGE												TOTAL (775)	RESULT	REMARK																																					
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)					2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																																											
	TERM WORK (25/10)								TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																														
	External (30/12)					External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																			
	Internal(20/8)					Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																			
	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																									
132310058	SHREYAS VISHAL DARJE					Regular	MALE	(MU0341120252005113)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																			
T1	20		P						14	P	17	P	18	P	19	P	37	P	37	P																																								
O1									17	P	20	P	18	P	19	P																																												
E1	22		P			25	P	36	P	45	P	32	P																																															
I1	15		P			38	P	20	P	30	P	30	P																																															
TOT	37	8	A	2	16.0	83	7	B+	3	21.0	56	6	B	3	18.0	75	8	A	3	24.0	62	7	B+	2	14.0	31	7	B+	1	7.0	37	8	A	1	8.0	36	8	A	1	8.0	38	8	A	2	16.0	37	8	A	2	16.0	37	8	A	2	16.0	22			164.0	7.45455

SEAT NO	NAME					STATUS	GENDER	ERN	COLLEGE												TOTAL (775)	RESULT	REMARK																																					
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)					2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	äC	äCG	äCG																																											
	TERM WORK (25/10)								TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																														
	External (30/12)					External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																			
	Internal(20/8)					Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																			
	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																				
132310059	SUMIT SATISH DHANAWADE					Regular	MALE	(MU0341120252005042)	MU-0466: Vidyavardhinis College of Engineering and Technology																																																			
T1	18		P						17	P	17	P	15	P	20	P	36	P	36	P																																								
O1									13	P	16	P	17	P	20	P																																												
E1	18		P			21 @3	P	28	P	30	P	24	P																																															
I1	12		P			23	P	16	P	24	P	21	P																																															
TOT	30	7	B+	2	14.0	65	5	C	3	15.0	44	4	D	3	12.0	54	5	C	3	15.0	45	4	D	2	8.0	30	7	B+	1	7.0	33	7	B+	1	7.0	32	7	B+	1	7.0	40	9	A+	2	18.0	36	8	A	2	16.0	36	8	A	2	16.0	22			135.0	6.13636

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE											TOTAL (775)	RESULT	REMARK																																								
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)											äC	äCG	äCG																																			
TERM WORK (25/10)						TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																															
External (30/12)						External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																	
Internal(20/8)						Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																	
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310060	SURVASE VAIBHAV DATTATRAY										Regular	MALE	(MU0341120252004951)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1	18		P		36		P		34		P		37		P		34		P		16		P		19		P		19		P		20		P		35		P		35		P															
O1	19		P		33		P		17		P		30		P		21		P		19		P		20		P		18		P		20		P																							
E1	23	P		36		P		34		P		37		P		34		P																																								
I1	15	P		33		P		17		P		30		P		21		P																																								
TOT	38	8	A	2	16.0	87	7	B+	3	21.0	51	5	C	3	15.0	67	7	B+	3	21.0	55	6	B	2	12.0	35	8	A	1	8.0	39	8	A	1	8.0	37	8	A	1	8.0	40	9	A+	2	18.0	35	8	A	2	16.0	35	8	A	2	16.0	22	159.0	7.22727

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE											TOTAL (775)	RESULT	REMARK																																								
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)											äC	äCG	äCG																																			
TERM WORK (25/10)						TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																															
External (30/12)						External (60/24)	External (60/24)	External (60/24)	External (60/24)																																																	
Internal(20/8)						Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																																																	
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310061	THAKUR NIVIDA RANJAN										Regular	FEMALE	(MU0341120240217762)	MU-0466: Vidyavardhinis College of Engineering and Technology																																												
T1	22		P		51		P		34		P		48		P		38		P		19		P		22		P		18		P		17		P		40		P		40		P															
O1	14		P		34		P		25		P		39		P		28		P		14		P		21		P		20		P		17		P																							
E1	23	P		51		P		34		P		48		P		38		P																																								
I1	15	P		34		P		25		P		39		P		28		P																																								
TOT	38	8	A	2	16.0	107	9	A+	3	27.0	59	6	B	3	18.0	87	9	A+	3	27.0	66	7	B+	2	14.0	33	7	B+	1	7.0	43	9	A+	1	9.0	38	8	A	1	8.0	34	7	B+	2	14.0	40	9	A+	2	18.0	40	9	A+	2	18.0	22	176.0	8.00000

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	TOTAL (775) äC	RESULT	REMARK					
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK
	TERM WORK (25/10)				TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)			
	External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)								
	Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)								
TOT	GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C
132310062	THORAT PARAS SANTOSH	Regular	MALE	(MU0341120252005616)	MU-0466: Vidyavardhinis College of Engineering and Technology								
T1	18 P				14 P	19 P	16 P	19 P	34 P	34 P			
O1					15 P	16 P	19 P	19 P					
E1	20 P	12 0 F 0.0	24 P	39 P	26 P						MARKS		
I1	13 P	26 P	16 P	33 P	25 P						(457)		FAILED
TOT	33 7 B+ 2 14.0	56 0 F 3 0.0	40 4 D 3 12.0	72 8 A 3 24.0	51 5 C 2 10.0	29 6 B 1 6.0	35 8 A 1 8.0	35 8 A 1 8.0	38 8 A 2 16.0	34 7 B+ 2 14.0	34 7 B+ 2 14.0	22	126.0 0.00000
SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	TOTAL (775) äC	RESULT	REMARK					
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK
	TERM WORK (25/10)				TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)			
	External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)								
	Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)								
TOT	GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C
132310063	TODARMAL MAYUR UDHAV	Regular	MALE	(MU0341120252005003)	MU-0466: Vidyavardhinis College of Engineering and Technology								
T1	18 P				19 P	20 P	19 P	21 P	34 P	35 P			
O1					19 P	16 P	17 P	21 P					
E1	23 P	31 P	35 P	30 P	39 P						MARKS		
I1	15 P	33 P	19 P	36 P	28 P						(528)		PASS
TOT	38 8 A 2 16.0	82 7 B+ 3 21.0	54 5 C 3 15.0	66 7 B+ 3 21.0	67 7 B+ 2 14.0	38 8 A 1 8.0	36 8 A 1 8.0	36 8 A 1 8.0	42 9 A+ 2 18.0	34 7 B+ 2 14.0	35 8 A 2 16.0	22	159.0 7.22727

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C													
132310066	VIGNESH JAGDISH GHADI	Regular	MALE	(MU0341120252004687)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	22	P				17	P	20	P	16	P	19	P	37	P	37	P								
O1						17	P	20	P	16	P	18	P												
E1	20	P	33	P	32	P	37	P	35	P															
I1	13	P	28	P	21	P	25	P	24	P															
TOT	33	7 B+ 2 14.0	83	7 B+ 3 21.0	53	5 C 3 15.0	62	7 B+ 3 21.0	59	6 B 2 12.0	34	7 B+ 1 7.0	40	9 A+ 1 9.0	32	7 B+ 1 7.0	37	8 A 2 16.0	37	8 A 2 16.0	37	8 A 2 16.0	22	154.0	7.00000
SEAT NO	NAME	STATUS	GENDER	ERN	COLLEGE	2323115 : Electronic Devices Lab (TERM WORK AND ORAL)	2323116 : Digital System Design Lab (TERM WORK AND ORAL)	2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)	2403611 : Mini Project (group project) (TERM WORK AND ORAL)	2993511 : Entrepreneurship Development (TERM WORK)	2993512 : Environmental Science (TERM WORK)	TOTAL (775) äC	RESULT	REMARK											
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)	2323112 : Electronic Devices (THEORY)	2323113 : Digital System Design (THEORY)	2323114 : Electrical Networks Analysis & Synthesis (THEORY)	MU-0466: Vidyavardhinis College of Engineering and Technology	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (25/10)	TERM WORK (50/20)	TERM WORK (50/20)		äCG	äCG											
External (30/12)	External (60/24)	External (60/24)	External (60/24)	External (60/24)																					
Internal(20/8)	Internal(40/16)	Internal(40/16)	Internal(40/16)	Internal(40/16)																					
TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C	TOT GP G C G*C													
132310067	YADAV ANSHU SANJAY	Regular	MALE	(MU0341120240210502)	MU-0466: Vidyavardhinis College of Engineering and Technology																				
T1	23	P				20	P	20	P	20	P	21	P	31	P	36	P								
O1						18	P	20	P	21	P	20	P												
E1	24	P	43	P	34	P	51	P	49	P															
I1	16	P	35	P	27	P	32	P	31	P															
TOT	40	9 A+ 2 18.0	101	9 A+ 3 27.0	61	7 B+ 3 21.0	83	9 A+ 3 27.0	80	9 A+ 2 18.0	38	8 A 1 8.0	40	9 A+ 1 9.0	41	9 A+ 1 9.0	41	9 A+ 2 18.0	31	7 B+ 2 14.0	36	8 A 2 16.0	22	185.0	8.40909

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - III) (NEP 2020) REGULAR EXAMINATION HELD IN DECEMBER 2025

SEAT NO	NAME										STATUS	GENDER	ERN	COLLEGE										TOTAL (775)	RESUL T	REMA RK																																	
1012311 : IT_Data Analysis with Excel (THEORY)	2323111 : Mathematics-III (THEORY)		2323112 : Electronic Devices (THEORY)			2323113 : Digital System Design (THEORY)		2323114 : Electrical Networks Analysis & Synthesis (THEORY)			2323115 : Electronic Devices Lab (TERM WORK AND ORAL)		2323116 : Digital System Design Lab (TERM WORK AND ORAL)		2323117 : Electrical Networks Analysis & Synthesis Lab (TERM WORK AND ORAL)		2403611 : Mini Project (group project) (TERM WORK AND ORAL)		2993511 : Entrepreneurship Development (TERM WORK)		2993512 : Environmental Science (TERM WORK)		äC	äCG	äCG																																		
	TERM WORK (25/10)													TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																			
	External (30/12)		External (60/24)			External (60/24)			External (60/24)		External (60/24)																																																
	Internal(20/8)		Internal(40/16)			Internal(40/16)			Internal(40/16)		Internal(40/16)																																																
	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132310068	YASH										Regular	MALE	(MU0341120252004728)	MU-0466: Vidyavardhinis College of Engineering and Technology																																													
T1	18		P								17		P		17		P		18		P		21		P		31		P		34		P																										
O1	18		P								15		P		20		P		21		P																																						
E1	21		P			24		P			48		P			27		P			24		P																																				
I1	14		P			21		P			17		P			23		P			20		P																																				
TOT	35	8	A	2	16.0	63	5	C	3	15.0	65	7	B+	3	21.0	50	5	C	3	15.0	44	4	D	2	8.0	35	8	A	1	8.0	32	7	B+	1	7.0	38	8	A	1	8.0	42	9	A+	2	18.0	31	7	B+	2	14.0	34	7	B+	2	14.0	22	144.0	6.545	45

#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: GRADE CARRIED FORWARD; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPA: SEMESTER GRADE POINT AVERAGE= äCG / äC; CGPA: CUMULATIVE GRADE POINT AVERAGE; RR: RESERVED

(NEP 2020) EXAMINATION HELD IN DECEMBER 2025

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0